Introduction
The severely increased power dissipation with gate leakage in CMOS technology owes its origin to conventional scaling limitations of MOS devices. Strong electric field at the gate dielectric increases gate leakage at an exponential growth [1] . Recently, the Surface Channel type Vertical MOSFET (SC-VMOS) shows the excellent device performances [2] [3], and has ability to overcome the scaling limitations. This paper proposes a novel Body Channel type Vertical MOSFET (BC-VMOS) to suppress gate leakage current. It is demonstrated that BC-VMOS with 50nm pillar can suppress gate leakage current density by 54% with keeping excellent driving current and sub-threshold leakage performances in comparison with the conventional SC-VMOS. Figure 1 shows the schematic view of the device structure of the Vertical MOSFET. While driving current of conventional SC-VMOS shown in Fig.2 (a) flows near only at the surface of the pillar, driving current of the proposed BC-VMOS shown in Fig.2 (b) flows throughout the pillar. By this BC-VMOS technique, potential profile in the pillar becomes more flat and relaxes the surface electric field inside the pillar (Esi) in comparison with SC-VMOS (Fig.2) . Therefore, when the surface electron density (Qinv) is the same, the gate dielectric film's electric field (Eox) of BC-VMOS is more relaxed than the SC-VMOS according to Gauss's law ( ), where ε ox is the permittivity of gate dielectric film, such as SiO 2 , ε si is the permittivity of the silicon.
Concept of Body Channel Type Vertical MOSFET
By the above scheme, BC-VMOS can suppress the gate leakage due to FN or Direct tunneling phenomena and can keep excellent gate controllability and the same surface electron density (Qinv) in comparison with SC-VMOS. Therefore, it can be induced that the BC-VMOS gives excellent driving current performances with suppressed gate leakage.
Demonstration of Body Channel Type Vertical MOSFET Performance
In order to demonstrate the above mechanisms for BC-VMOS, two-dimensional device simulations of Vertical MOSFETs with the silicon pillar diameters (D) 50nm with gate length (Lg) 100nm is carried out including the gate-tunneling model, where data are obtained under 1μm width (W). A uniform p-type doping concentration of 1x10 18 cm -3 is doped through the silicon pillar for SC-VMOS, and 4x10 17 cm -3 is doped through the silicon pillar for BC-VMOS. The gate dielectric thickness (tox) is 2nm, which was chosen for the occurring large direct tunneling. Figure 3 and Fig.4 show electron density and potential profile in the body at direction X-X' in Fig.1 under the same Qinv (=1x10 18 cm -3 ). While the surface electron density of BC-VMOS is the same as SC-VMOS, BC-VMOS achieves an exponentially large electron density at the pillar center than SC-VMOS by the body channel type device design (Fig.3) . Therefore, the potential of BC-VMOS becomes lower by 0.16eV than that of the SC-VMOS at pillar center (Fig.4) . As a result, the surface electric field of BC-VMOS can be relaxed in comparison with SC-VMOS, while BC-VMOS has the same surface electron density as SC-VMOS.
A) Electric Field Suppression in Gate Dielectric Film
By this BC-VMOS device design technique, BC-VMOS can suppress the applied voltage across the gate dielectric film by about 50% (Fig.5) . Therefore, BC-VMOS suppresses the Eox by about 50%, which the gate dielectric film thickness is the same (Fig.6) . Figure 7 shows the current-voltage characteristics of BC-VMOS in comparison with the SC-VMOS. The X-axis is Vgs -Vth in order to eliminate the effect of threshold voltage (Vth) difference between BC-VMOS and SC-VMOS. As shown in Fig.7 , BC-VMOS can suppress the gate leakage current with the same ON driving current and OFF sub-threshold leakage in comparison with SC-VMOS. Figure 8 shows the gate leakage current of BC-VMOS normalized by SC-VMOS. Ratio of the gate leakage current BC-VMOS achieves low gate leakage current by 54 % in comparison with SC-VMOS. Table I shows the performance improvements with BC-VMOS. Firstly, the Id/W with BC-VMOS is obtained almost the same as SC-VMOS. Secondly, the gate leakage current density (Jg) with BC-VMOS suppresses by 40%. The ratio of Id/W to Jg shows that BC-VMOS efficiently obtains the Id/W with suppressed Jg.
B) Suppression of Gate Leakage Current
From the results above, the concept of BC-VMOS has been demonstrated.
Conclusions
In this paper, by our proposed Body Channel type Vertical MOSFET that changes its operation mode from conventional surface channel to body channel mode, the gate leakage current density can be suppressed by 54% than conventional surface channel type Vertical MOSFET under the conditions of keeping driving current and sub-threshold with constant gate dielectric film thickness. This
BC-VMOS is one of the candidates for future nano generation MOSFET with suppressed gate leakage current.
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